Outer Web | Explore

/explore

Click through on any links that interest you or select the planets on the right to continue exploring the Outer Web.

You are here		domipheus.com Designing a CPU in VHDL, Part 7: Memory Operations, Running on FPGA - Domipheus Labs
\|	\|	craigjb.com FPGA Game Boy Part 4: Loading immediate values and halting the CPU · Craig J. Bishop	2.4 parsecs away Travel
\|	\|	[AI summary] The author details the implementation of load-immediate instructions and the halt mechanism within a SpinalHDL-based FPGA emulator of the Game Boy CPU.	2.4 parsecs away Travel
\|	\|	jborza.com Adventures in hardware, part 2 - even lower level \| Juraj's Blog	1.7 parsecs away Travel
\|	\|	Ive went through the first part of From Nand to Tetris course where I learnt to build a simple 16-bit computer called Hack from the digital building blocks (NAND gates). The course used its specific HDL (hardware definition language), which is a gentle way to shield a beginner from the ugliness of a real language, but to implement anything on a real FPGA board one needs to use VHDL or Verilog.	1.7 parsecs away Travel
\|	\|	www.righto.com Why the Z-80's data pins are scrambled	3.8 parsecs away Travel
\|	\|	If you look closely at the datasheet for a Z-80 chip, you'll notice the data pins are in a random-looking order. The address pins (A) are ni...	3.8 parsecs away Travel
\|	\|	tobiasvl.github.io New project: DRÖM, a DREAM 6800 emulator - Tobias V. Langhoff	20.8 parsecs away Travel
\|		For this year's RetroChallenge, I'm going to make an emulator for a 41 year old Australian hobby computer.	20.8 parsecs away Travel