Outer Web | Explore

/explore

Click through on any links that interest you or select the planets on the right to continue exploring the Outer Web.

You are here		domipheus.com Designing a CPU in VHDL, Part 7: Memory Operations, Running on FPGA - Domipheus Labs
\|	\|	www.righto.com Why the Z-80's data pins are scrambled	3.8 parsecs away Travel
\|	\|	If you look closely at the datasheet for a Z-80 chip, you'll notice the data pins are in a random-looking order. The address pins (A) are ni...	3.8 parsecs away Travel
\|	\|	craigjb.com FPGA Game Boy Part 4: Loading immediate values and halting the CPU · Craig J. Bishop	2.4 parsecs away Travel
\|	\|	[AI summary] The author details the implementation of load-immediate instructions and the halt mechanism within a SpinalHDL-based FPGA emulator of the Game Boy CPU.	2.4 parsecs away Travel
\|	\|	blog.eowyn.net EccCPU - Error Correcting Code Central Processing Unit	4.4 parsecs away Travel
\|	\|	Proof-of-concept CPU where the instructions are hamming codes	4.4 parsecs away Travel
\|	\|	jgayfer.com My intro to game (engine) dev	30.1 parsecs away Travel
\|		How I discovered the joy of game development, despite staunchly avoiding it for years.	30.1 parsecs away Travel