Explore >> Select a destination
|
You are here 
|
davquar.it | ||
| | | | |
jborza.com
|
|
| | | | | Continuing with the implementation of CHIP-8 in Verilog, I wanted to continue with the CPU module and get it to actually execute some instructions, so we'll build an instruction decoder, CPU states and a register file. As described in the previous part , we would like to: fetch instruction (2 bytes) from the memory into an 16-bit opcode register decode the instruction execute the instruction Other articles in the series: | |
| | | | |
danielmangum.com
|
|
| | | | | If you read most literature about processor design, you'll inevitably be presented with three broad categories of CPU architectures: Single-Cycle Multicycle Pipelined We'll just be focusing on the first two for today. In fact, my favorite introductory book on computer architecture, Computer Organization and Design (Patterson & Hennessy) progresses through Chapter 4: The Processor by explaining these three models in sequence. The first big idea can be synthesized into the following logic: | |
| | | | |
domipheus.com
|
|
| | | | | This is part of a series of posts detailing the steps and learning undertaken to design and implement a CPU in VHDL. Previous parts are available here, and I'd recommend they are read before continuing. Memory Operations We already have a small RAM which holds our instruction stream, but our TPU ISA defines memory read and write instructions, and we should get those instructions working. It's the last major functional implementation we need to complete. The fetch stage is simply a memory read with the PC... | |
| | | | |
andrewferguson.net
|
|
| | | |||
