/explore

Click through on any links that interest you or select the planets on the right to continue exploring the Outer Web.
You are here

jborza.com
| | domipheus.com
2.4 parsecs away

Travel
| | This is part of a series of posts detailing the steps and learning undertaken to design and implement a CPU in VHDL. Previous parts are available here, and I'd recommend they are read before continuing. Memory Operations We already have a small RAM which holds our instruction stream, but our TPU ISA defines memory read and write instructions, and we should get those instructions working. It's the last major functional implementation we need to complete. The fetch stage is simply a memory read with the PC...
| | gergo.erdi.hu
3.1 parsecs away

Travel
| | [AI summary] The author describes implementing a CHIP-8 CPU interpreter in Haskell, detailing the instruction set, state modeling, and signal processing for the RetroChallenge project.
| | unsafeperform.io
3.1 parsecs away

Travel
| | [AI summary] The author details their progress in building a CHIP-8 CPU using Haskell, focusing on the internal state modeling, handling of 12-bit registers, and the implementation of intensional behaviors for graphics operations.
| | mcyoung.xyz
31.2 parsecs away

Travel
| [AI summary] The article provides an in-depth exploration of computer architecture and assembly language, focusing on the RISC-V Instruction Set Architecture (ISA). It covers fundamental concepts such as machine words, registers, and the role of assembly language as a human-readable representation of machine instructions. The text explains how programs are structured using instructions, labels, and directives, and categorizes instructions into arithmetic, memory, control flow, and miscellaneous types. It also delves into the calling convention, which defines how functions are called and how data is passed between them, and highlights the importance of maintaining the call stack illusion. The article further discusses the practical implications of these conce...