Explore >> Select a destination
|
You are here 
|
www.smbaker.com | ||
| | | | |
domipheus.com
|
|
| | | | | This is part of a series of posts detailing the steps and learning undertaken to design and implement a CPU in VHDL. Previous parts are available here, and I'd recommend they are read before continuing. Memory Operations We already have a small RAM which holds our instruction stream, but our TPU ISA defines memory read and write instructions, and we should get those instructions working. It's the last major functional implementation we need to complete. The fetch stage is simply a memory read with the PC... | |
| | | | |
jborza.com
|
|
| | | | | Over a month ago I bought an Altera Cyclone IV board from a local seller, it seems to be listed on Aliexpress as well. Its marked as A-C4E6E10, and features: Altera Cyclone IV EP4CE6E22C8 FPGA chip with 6272 logic elements, 270 Kbits of memory 8-digit seven-segment LCD display 8 position DIP switch VGA output PS/2 input port (comes in handy to try out keyboard processing) buzzer a couple of push buttons a handful of IO pins, some of which can be used as a connector for a 1602/12864 display and 22 miscell... | |
| | | | |
incoherency.co.uk
|
|
| | | | | [AI summary] The author explores their journey into CPU design, discussing FPGA projects, DIY CPUs like Ben Eater's breadboard CPU and Magic-1, and reflections on learning Verilog and the Nand2Tetris course to build a simple CPU capable of running an OS. | |
| | | | |
danaepp.com
|
|
| | | Learn how to reverse engineer an Electron app to find artifacts like source code and API endpoints, and capture live traffic with Burp Suite. | ||
