Explore >> Select a destination
|
You are here 
|
riv.dev | ||
| | | | |
jborza.com
|
|
| | | | | CHIP-8 is one of the most popular target architectures for aspiring emulator writers. I'm planning to implement it in hardware, so I thought that writing a software emulator/interpreter would be enlightening. I was also looking for some practice before implementing CHIP-8 in hardware in Verilog :) CHIP-8 Virtual machine description: 64x32 pixel monochrome display 4K of 8-bit RAM 16 8-bit "variable" registers V0-VF I 16-bit address register Stack of 16-bit addresses for call/return 16-bit PC - program counter 8-bit delay timer (decremented at 60 Hz) until it reaches 0 8-bit sound timer (decremented at 60 Hz), beeps when it reaches 0 16- key keypad that sends scan codes 0x1-0xF Instruction set See https://en. | |
| | | | |
faizilham.github.io
|
|
| | | | | It's been a while since I write emulator projects. While I do want to make more "serious" emulator like NES or GameBoy, I decided to do a warm up project by writing a Chip-8 emulator once more. Here are some interesting things I found and implemented during the development. | |
| | | | |
austinmorlan.com
|
|
| | | | | Ive always loved emulators because they let me play old games that I enjoyed as a kid, so I thought it might be fun to learn how they work and how to build one. My real goal is to build an NES emulator, but after doing some research, I decided to take the advice of the internet and start by building an emulator for the much less complex CHIP-8 instead. Its a good stepping stone to the NES. | |
| | | | |
gpfault.net
|
|
| | | [AI summary] The text provides an in-depth exploration of various x86-64 instruction set architectures, focusing on arithmetic operations (ADD, SUB, MUL, SMUL, DIV, SDIV), logical operations (AND, OR, XOR, NOT), and control flow instructions. It details the implementation of these instructions in the QBX virtual machine, emphasizing how they emulate real x86-64 instructions while managing the flags register and handling different operand sizes (8-bit and 16-bit). The text also discusses the nuances of flag handling, register operations, and macro-based code generation to streamline instruction implementation. | ||
