Explore >> Select a destination
|
You are here 
|
www.yosoygames.com.ar | ||
| | | | |
randomascii.wordpress.com
|
|
| | | | | Is IEEE floating-point math deterministic? Will you always get the same results from the same inputs? The answer is an unequivocal "yes". Unfortunately the answer is also an unequivocal "no". I'm afraid you will need to clarify your question. My hobby: injecting code into other processes and changing the floating-point rounding mode on some threads... | |
| | | | |
erikmcclure.com
|
|
| | | | | Today, there was an announcement about a new RISC-V chip, which has got a lot of people excited. I wish I could also be excited, but to me, this is just a reminder that RISC architectures are fundamentally unscalable, and inevitably stop being RISC as soon as they need to be fast. People still call ARM a "RISC" architecture despite ARMv8.3-A adding a FJCVTZS instruction, which is "Floating-point Javascript Convert to Signed fixed-point, rounding toward Zero". Reduced instruction set, my ass. | |
| | | | |
coredumped.dev
|
|
| | | | | In this post, we are going to take a deep dive into pointer tagging, where metadata is encoded into a word-sized pointer. Doing so allows us to keep a compact representation that can be passed around in machine registers. This is very common in implementing dynamic programming languages, but can really be used anywhere that additional runtime information is needed about a pointer. We will look at a handful of different ways these pointers can be encoded and see how the compiler can optimize them for diff... | |
| | | | |
austinmorlan.com
|
|
| | | Ive been getting into FPGAs lately. Last year I built an FPGA version of Ben Eaters breadboard computer, but Ive been wanting to do a more advanced project to help me gain experience with Verilog and FPGAs in general. For his breadboard computer, Ben Eater followed the design laid out in a book called Digital Computer Electronics by Malvino and Brown. The book builds what it calls the Simple-as-Possible (SAP) Computer. | ||
