Explore >> Select a destination


You are here

www.righto.com
| | guillaume.baierouge.fr
4.4 parsecs away

Travel
| |
| | www.snell-pym.org.uk
3.7 parsecs away

Travel
| | [AI summary] The article discusses various exotic processor architectures, focusing on zero-operand stack machines, multiple stacks, result registers, virtual stacks, and transport-triggered architectures, highlighting their potential to simplify control logic and improve performance.
| | embecosm.com
5.1 parsecs away

Travel
| | [AI summary] This article dives into the internals of the RI5CY core, a 4-stage in-order pipelined RISC-V core. It discusses the decoder and register file, essential for customizing the core, particularly for adding new instructions and integrating cryptographic extensions like XCrypto. The article also compares RISC-V's compressed instructions with ARM's Thumb mode, highlighting differences in code density and implementation.
| | mcyoung.xyz
27.0 parsecs away

Travel
| [AI summary] The article provides an in-depth exploration of computer architecture and assembly language, focusing on the RISC-V Instruction Set Architecture (ISA). It covers fundamental concepts such as machine words, registers, and the role of assembly language as a human-readable representation of machine instructions. The text explains how programs are structured using instructions, labels, and directives, and categorizes instructions into arithmetic, memory, control flow, and miscellaneous types. It also delves into the calling convention, which defines how functions are called and how data is passed between them, and highlights the importance of maintaining the call stack illusion. The article further discusses the practical implications of these conce...