Explore >> Select a destination

You are here

 blogs.coreboot.org
[GSoC] Better RISC-V support, week #3 - coreboot
| | kqueue.org
The shifting range in RISC-V | kqueue.org
5.1 parsecs away

Travel
| | There are several commonly used RISC-V instruction pairs with 32-bit immediates. Below is an example of loading a 32-bit immediate into a register using lui/addi: lui rd,imm[31:12] addi rd,rd,imm[11:0] Here lui places a (sign-extended) 20-bit immediate into register rd and fills the lowest 12 bits with zeros, and addi adds a sign-extended 12-bit immediate to register rd.
| | projectf.io
RISC-V Assembler: Arithmetic - Project F
5.0 parsecs away

Travel
| | This series will help you learn and understand 32-bit RISC-V instructions and programming. The first part looks at load immediate, addition, and subtraction. We'll also cover sign extension and pseudoinstructions.
| | github.com
GitHub - riscv-collab/riscv-gnu-toolchain: GNU toolchain for RISC-V, including GCC
10.8 parsecs away

Travel
| | GNU toolchain for RISC-V, including GCC. Contribute to riscv-collab/riscv-gnu-toolchain development by creating an account on GitHub.
| | domipheus.com
Designing a CPU in VHDL, Part 7: Memory Operations, Running on FPGA - Domipheus Labs
32.9 parsecs away

Travel
| This is part of a series of posts detailing the steps and learning undertaken to design and implement a CPU in VHDL. Previous parts are available here, and I'd recommend they are read before continuing. Memory Operations We already have a small RAM which holds our instruction stream, but our TPU ISA defines memory read and write instructions, and we should get those instructions working. It's the last major functional implementation we need to complete. The fetch stage is simply a memory read with the PC...