/explore

Click through on any links that interest you or select the planets on the right to continue exploring the Outer Web.
You are here

 www.righto.com
Reverse engineering ARM1 instruction sequencing, compared with the Z-80 and 6502
| | daveshacks.blogspot.com
Dave's Hacks: Inside the armv1 - instruction decoding and sequencing
2.2 parsecs away

Travel
| | This is one of many posts on my work on reverse engineering the armv1 processor. The first in the series, and an index of the other article...
| | guillaume.baierouge.fr
guillaume savaton - au mouvant sillage
4.5 parsecs away

Travel
| |
| | davquar.it
MIPS CPU with a single clock cycle | Davide Quaranta
4.8 parsecs away

Travel
| | The MIPS architecture is of type RISC and originated in 1981 from a research project by Prof. Hennessy at Stanford. This architecture is characterized by instructions of the same length, and is geared toward simplifying pipeline implementation.
| | educatedguesswork.org
Understanding Memory Management, Part 1: C
21.5 parsecs away

Travel
| [AI summary] The text provides an in-depth exploration of memory management in C, covering topics such as pointer manipulation, memory allocation (malloc, free), use-after-free (UAF) bugs, and the challenges of manual memory management. It also touches on C++ as a language that offers better memory management features. The article explains how memory is allocated and deallocated, the role of the operating system in managing memory, and the potential issues like fragmentation and UAF vulnerabilities. It emphasizes the complexity of managing memory manually and hints at the benefits of higher-level languages.