Outer Web | Explore

/explore

Click through on any links that interest you or select the planets on the right to continue exploring the Outer Web.

You are here		domipheus.com Designing a CPU in VHDL, Part 3: Instruction Set Architecture, Decoder, RAM - Domipheus Labs
\|	\|	jborza.com Adventures in hardware, part 2 - even lower level \| Juraj's Blog	1.4 parsecs away Travel
\|	\|	Ive went through the first part of From Nand to Tetris course where I learnt to build a simple 16-bit computer called Hack from the digital building blocks (NAND gates). The course used its specific HDL (hardware definition language), which is a gentle way to shield a beginner from the ugliness of a real language, but to implement anything on a real FPGA board one needs to use VHDL or Verilog.	1.4 parsecs away Travel
\|	\|	craigjb.com FPGA Game Boy Part 4: Loading immediate values and halting the CPU · Craig J. Bishop	3.1 parsecs away Travel
\|	\|	[AI summary] This post discusses the implementation of load-immediate instructions and the halt instruction in the Game Boy CPU using SpinalHDL for FPGA simulation.	3.1 parsecs away Travel
\|	\|	incoherency.co.uk James Stanley - Adventures in CPU design	2.5 parsecs away Travel
\|	\|	[AI summary] The author details their journey learning CPU design through FPGAs, discrete logic chips, and the Nand2Tetris course, while exploring various DIY computer architectures and planning their next project.	2.5 parsecs away Travel
\|	\|	lea.codes WebGL Shaders Tutorial \| Lea's Blog	28.6 parsecs away Travel
\|		A short tutorial on WebGL and Shaders	28.6 parsecs away Travel