Outer Web | Explore

Explore >> Select a destination

You are here		perkin.org.uk A node.js-powered 8-bit CPU - part four
\|	\|	gergo.erdi.hu CPU modeling in C?aSH (23 September 2018)	2.4 parsecs away Travel
\|	\|	[AI summary] The author describes implementing a CHIP-8 CPU interpreter in Haskell, detailing the instruction set, state modeling, and signal processing for the RetroChallenge project.	2.4 parsecs away Travel
\|	\|	leventkaya.com Graphical Integrated Debugging and Emulation Suite for 6502 CPU in C	4.8 parsecs away Travel
\|	\|	Technical and Personal Blog	4.8 parsecs away Travel
\|	\|	unsafeperform.io Very high-level simulation of a C?aSH CPU (15 September 2018)	4.5 parsecs away Travel
\|	\|	[AI summary] The author describes running their CHIP-8 CPU implementation in software by using functional state machines alongside SDL for interactive debugging without HDL simulation.	4.5 parsecs away Travel
\|	\|	davquar.it MIPS CPU with a single clock cycle \| Davide Quaranta	28.6 parsecs away Travel
\|		The MIPS architecture is of type RISC and originated in 1981 from a research project by Prof. Hennessy at Stanford. This architecture is characterized by instructions of the same length, and is geared toward simplifying pipeline implementation.	28.6 parsecs away Travel