|
You are here |
danilafe.com | ||
| | | | |
jborza.com
|
|
| | | | | CHIP-8 is one of the most popular target architectures for aspiring emulator writers. I'm planning to implement it in hardware, so I thought that writing a software emulator/interpreter would be enlightening. I was also looking for some practice before implementing CHIP-8 in hardware in Verilog :) CHIP-8 Virtual machine description: 64x32 pixel monochrome display 4K of 8-bit RAM 16 8-bit "variable" registers V0-VF I 16-bit address register Stack of 16-bit addresses for call/return 16-bit PC - program counter 8-bit delay timer (decremented at 60 Hz) until it reaches 0 8-bit sound timer (decremented at 60 Hz), beeps when it reaches 0 16- key keypad that sends scan codes 0x1-0xF Instruction set See https://en. | |
| | | | |
riv.dev
|
|
| | | | | How to write a CHIP-8 emulator. | |
| | | | |
multigesture.net
|
|
| | | | | A multitouch and HCI research blog | |
| | | | |
unsafeperform.io
|
|
| | | [AI summary] The author describes running their CHIP-8 CPU implementation in software by using functional state machines alongside SDL for interactive debugging without HDL simulation. | ||