Explore >> Select a destination
|
You are here 
|
ashvardanian.com | ||
| | | | |
lemire.me
|
|
| | | | | ||
| | | | |
domipheus.com
|
|
| | | | | This is part of a series of posts detailing the steps and learning undertaken to design and implement a CPU in VHDL. Previous parts are available here, and I'd recommend they are read before continuing! Instruction Set Architecture The Instruction Set Architecture (ISA) of a CPU defines the set of operations that can be performed, and on what data types. It explains timing, restrictions, and sometimes any hazards or hardware bugs that can present during normal operation. The operations are defined along ... | |
| | | | |
coredumped.dev
|
|
| | | | | In this post, we are going to take a deep dive into pointer tagging, where metadata is encoded into a word-sized pointer. Doing so allows us to keep a compact representation that can be passed around in machine registers. This is very common in implementing dynamic programming languages, but can really be used anywhere that additional runtime information is needed about a pointer. We will look at a handful of different ways these pointers can be encoded and see how the compiler can optimize them for diff... | |
| | | | |
www.cs.virginia.edu
|
|
| | | [AI summary] This text provides a comprehensive guide to x86 assembly language programming, focusing on the calling conventions, register usage, and stack management in the context of the x86 architecture. It covers the following key topics: | ||
