Explore >> Select a destination
|
You are here 
|
gergo.erdi.hu | ||
| | | | |
jborza.com
|
|
| | | | | In the last part I ended up with a partially working CPU with most of the single-clock instructions implemented. So far, all of the testing was done in simulator only, and it's about time to to get a visual output, so I implemented the display sprite operation next. Other articles in the series: CHIP-8 in FPGA #1 (ALU) CHIP-8 in FPGA #2 (CPU) Display instruction: DXYN The DXYN opcode is described in the original manual as: | |
| | | | |
jborza.com
|
|
| | | | | CHIP-8 is one of the most popular target architectures for aspiring emulator writers. Im planning to implement it in hardware, so I thought that writing a software emulator/interpreter would be enlightening. I was also looking for some practice before implementing CHIP-8 in hardware in Verilog :) CHIP-8 Virtual machine description: 64x32 pixel monochrome display 4K of 8-bit RAM 16 8-bit variable registers V0-VF I 16-bit address register Stack of 16-bit addresses for call/return 16-bit PC - program counte... | |
| | | | |
jborza.com
|
|
| | | | | Over a month ago I bought an Altera Cyclone IV board from a local seller, it seems to be listed on Aliexpress as well. Its marked as A-C4E6E10, and features: Altera Cyclone IV EP4CE6E22C8 FPGA chip with 6272 logic elements, 270 Kbits of memory 8-digit seven-segment LCD display 8 position DIP switch VGA output PS/2 input port (comes in handy to try out keyboard processing) buzzer a couple of push buttons a handful of IO pins, some of which can be used as a connector for a 1602/12864 display and 22 miscell... | |
| | | | |
danilafe.com
|
|
| | | |||
