Explore >> Select a destination


You are here

blog.demofox.org
| | www.reedbeta.com
5.4 parsecs away

Travel
| | Pixels and polygons and shaders, oh my!
| | datagenetics.com
1.6 parsecs away

Travel
| | How to keep a rolling track of the average and standard deviation of a stream of numbers, without having to reprocess the entire set, and minimize the chance of precision loss.
| | jamesmunns.com
5.7 parsecs away

Travel
| | [AI summary] A Chief Whiteboarding Engineer shares a Rust code example using fixed-point math and lookup tables to generate high-speed sine waves for an embedded audio project, reducing CPU usage from 7.9% to 1.5%.
| | projectf.io
51.7 parsecs away

Travel
| Welcome back to our two-part FPGA tutorial with SystemVerilog and the Digilent Nexys Video. In part two, we're going to learn about clocks and counting. Along the way, we'll cover maintaining state with flip-flops, timing things with clock dividers, creating our first Verilog module, and controlling LEDs with pulse width modulation.