Explore >> Select a destination

You are here

 projectf.io
Mandelbrot in Verilog - Project F
| | jborza.com
CHIP-8 in hardware - part 3 (drawing, VGA) | Juraj's Blog
14.0 parsecs away

Travel
| | In the last part I ended up with a partially working CPU with most of the single-clock instructions implemented. So far, all of the testing was done in simulator only, and it's about time to to get a visual output, so I implemented the display sprite operation next. Other articles in the series: CHIP-8 in FPGA #1 (ALU) CHIP-8 in FPGA #2 (CPU) Display instruction: DXYN The DXYN opcode is described in the original manual as:
| | hifiduino.blogspot.com
H I F I D U I N O: Two Modules Together
54.3 parsecs away

Travel
| | I salvaged (from ethernet routers) some surface mount LEDs for the Tx/Rx. Yellow and Green. The Freeduino board does not have the automatic ...
| | beej.us
The Mandelbrot Set
14.7 parsecs away

Travel
| |
| | chava61photography.photo.blog
Pull Up a Seat Photo Challenge 2019: #47 - This and That: The Continuation
89.6 parsecs away

Travel
| Visit the post for more.