/explore

Click through on any links that interest you or select the planets on the right to continue exploring the Outer Web.
You are here

 domipheus.com
Designing a RISC-V CPU in VHDL, Part 21: Multi-cycle execute for multiply and divide - Domipheus Labs
| | incoherency.co.uk
James Stanley - Adventures in CPU design
6.5 parsecs away

Travel
| | [AI summary] The author details their journey learning CPU design through FPGAs, discrete logic chips, and the Nand2Tetris course, while exploring various DIY computer architectures and planning their next project.
| | guillaume.baierouge.fr
guillaume savaton - au mouvant sillage
3.5 parsecs away

Travel
| |
| | jborza.com
CHIP-8 in hardware - part 2 (CPU) | Juraj's Blog
3.2 parsecs away

Travel
| | Continuing with the implementation of CHIP-8 in Verilog, I wanted to continue with the CPU module and get it to actually execute some instructions, so we'll build an instruction decoder, CPU states and a register file. As described in the previous part , we would like to: fetch instruction (2 bytes) from the memory into an 16-bit opcode register decode the instruction execute the instruction Other articles in the series:
| | blog.guillaume-gomez.fr
Linux-kernel tutorial
22.1 parsecs away

Travel
| tuto Linux-kernel