Explore >> Select a destination


You are here

www.righto.com
| | helentronica.com
6.1 parsecs away

Travel
| | IntroductionPart One - the transmitterTransmitter Circuit DesignLogic family choicePRBS architectureClock source and bufferDecoupling capacitorsManchester encoding Pre-emphasisLine driverLayout Introduction I am about to build a full PHY (physical, duh) layer for data transmission that simulates the multi-Gbps transceiver circuits usually seen in high-end FPGAs and ASICs. The reason I'm doing that is to get a closer...
| | nothinguntoward.eu
6.3 parsecs away

Travel
| | [AI summary] This is a detailed account of the design and implementation of a trailing edge dimmer circuit for a lamp. The author explored various components and concepts, including current sources, pulse generation, and the challenges of achieving a linear ramp for dimming. Despite the project's complexity, the author found the dimming performance to be less than ideal due to nonlinearity in the ramp and flicker in the output. The project concluded with a decision to pursue an alternative solution, such as a rotary switch, instead of a dimmer.
| | www.craigstuntz.com
5.3 parsecs away

Travel
| |
| | davquar.it
32.4 parsecs away

Travel
| The MIPS architecture is of type RISC and originated in 1981 from a research project by Prof. Hennessy at Stanford. This architecture is characterized by instructions of the same length, and is geared toward simplifying pipeline implementation.