You are here |
abseil.io | ||
| | | |
www.ardanlabs.com
|
|
| | | | Introduction When a CPU needs to access a piece of data, the data needs to travel into the processor from main memory. The architecture looks something like this: Figure 1: CPU Cache Figure 1 shows the different layers of memory a piece of data has to travel to be accessible by the processor. Each CPU has its own L1 and L2 cache, and the L3 cache is shared among all CPUs. | |
| | | |
www.foonathan.net
|
|
| | | | Let me share a useful insight with you: constexpr is a platform. Just like you write code that targets Windows or a microcontroller, you write code that targets compile-time execution. In both cases you restrict yourself to the subset of C++ that works on your target platform, use conditional compilation if your code needs to be portable, and execute it on the desired target platform. You can thus view constexpr as another platform you can target; it just so happens to be run by your compiler. This insig... | |
| | | |
somic.org
|
|
| | | | Personal blog of Dmitriy Samovskiy, focuses on cloud computing, infrastructure as a service, platform as a service, infrastructure as code, Linux, devops, python, ruby, rabbitmq, Amazon Web Services EC2 | |
| | | |
educatedguesswork.org
|
|
| |