/explore
|
You are here 
|
hypirion.com | ||
| | | | |
ncona.com
In this article we are going to learn what is concurrency in computer systems. To understand it better, we'll see what are the problems that occur when there is concurrency and what are some ways to prevent those problems. What is concurrency? Concurrency referes to the ability of a computer system to do different things at the same time. We see concurrency in action in our computers when there are multiple programs executing at the same time. We can be playing some music in our computer and at the same ... |
|
| | | | | ||
| | | | |
coredumped.dev
In this post, we are going to take a deep dive into pointer tagging, where metadata is encoded into a word-sized pointer. Doing so allows us to keep a compact representation that can be passed around in machine registers. This is very common in implementing dynamic programming languages, but can really be used anywhere that additional runtime information is needed about a pointer. We will look at a handful of different ways these pointers can be encoded and see how the compiler can optimize them for diff... |
|
| | | | | ||
| | | | |
skiplang.com
TL;DR: The runtime for the Skip programming language memoizes (caches) function return values. In addition to traditional memoization, it tracks dependencies on mutable state, such as database values, and automatically updates the memoization cache when values that affected a function's return value change. Multiversion concurrency control (MVCC) allows thousands of parallel tasks to use the cache without any global locks. |
|
| | | | | ||
| | | | |
gpfault.net
[AI summary] The text provides an in-depth exploration of various x86-64 instruction set architectures, focusing on arithmetic operations (ADD, SUB, MUL, SMUL, DIV, SDIV), logical operations (AND, OR, XOR, NOT), and control flow instructions. It details the implementation of these instructions in the QBX virtual machine, emphasizing how they emulate real x86-64 instructions while managing the flags register and handling different operand sizes (8-bit and 16-bit). The text also discusses the nuances of flag handling, register operations, and macro-based code generation to streamline instruction implementation. |
|
| | | |||
