Explore >> Select a destination

You are here

 projectf.io
RISC-V Assembler: Multiply Divide - Project F
| | embecosm.com
Blog - Page 3 - Embecosm
4.3 parsecs away

Travel
| | [AI summary] Embecosm provides freely available GCC toolchains for RISC-V based solutions and discusses developments in RISC-V ISA extensions, facial recognition projects, and AI research.
| | domipheus.com
Designing a RISC-V CPU in VHDL, Part 21: Multi-cycle execute for multiply and divide - Domipheus Labs
2.7 parsecs away

Travel
| | One of the things which RPU has done from the start is keep the cpu pipeline very simple. It's a Fetch, Decode, Execute, [Memory], Writeback pipeline, but it does not run pipelined. Some operations really do require multiple cycles to execute, and in this post we figure out how to add this functionality into the CPU
| | pchaigno.github.io
eBPF Instruction Set Extensions | pchaigno
4.8 parsecs away

Travel
| | This post details the different versions of the eBPF instruction set. Their impact on program size and eBPF complexity is then evaluated.
| | atilaoncode.blog
Type inference debate: a C++ culture phenomenon? | Átila on Code
56.7 parsecs away

Travel
| I read two C++ subreddit threads today on using the auto keyword. They're both questions: the first one asks why certain people seem to dislike using type inference, while the second asks about what commonly taught guidelines should be considered bad practice. A few replies there mention auto. This confuses me for more than one...