/explore

Click through on any links that interest you or select the planets on the right to continue exploring the Outer Web.
You are here

 paul.bone.id.au
Cpu Cache - Paul Bone
| | rigtorp.se
Latency Implications of Virtual Memory | Erik Rigtorp
2.5 parsecs away

Travel
| | This is a short guide describing the latency implications of the virtual memory abstraction.
| | gamozolabs.github.io
Vectorized Emulation: MMU Design | Gamozo Labs Blog
5.3 parsecs away

Travel
| | I blog about random things security, everything is broken, nothing scales, shared memory models are flawed.
| | manybutfinite.com
How The Kernel Manages Your Memory | Many But Finite
3.5 parsecs away

Travel
| | After examining the virtual address layout of a process, we turn to the kernel and its mechanisms for managing user memory. Here is gonzo again: Linux processes are implemented in the kernel as insta
| | mcyoung.xyz
Understanding Assembly Part I: RISC-V ยท mcyoung
23.5 parsecs away

Travel
| [AI summary] The article provides an in-depth exploration of computer architecture and assembly language, focusing on the RISC-V Instruction Set Architecture (ISA). It covers fundamental concepts such as machine words, registers, and the role of assembly language as a human-readable representation of machine instructions. The text explains how programs are structured using instructions, labels, and directives, and categorizes instructions into arithmetic, memory, control flow, and miscellaneous types. It also delves into the calling convention, which defines how functions are called and how data is passed between them, and highlights the importance of maintaining the call stack illusion. The article further discusses the practical implications of these conce...