/explore
|
You are here 
|
www.righto.com | ||
| | | | |
gpfault.net
[AI summary] The text provides an in-depth exploration of various x86-64 instruction set architectures, focusing on arithmetic operations (ADD, SUB, MUL, SMUL, DIV, SDIV), logical operations (AND, OR, XOR, NOT), and control flow instructions. It details the implementation of these instructions in the QBX virtual machine, emphasizing how they emulate real x86-64 instructions while managing the flags register and handling different operand sizes (8-bit and 16-bit). The text also discusses the nuances of flag handling, register operations, and macro-based code generation to streamline instruction implementation. |
|
| | | | | ||
| | | | |
satharus.me
If you've been following me on Twitter, you must've been seeing some insane dude who is putting some chips on a breadboard and is using a lot of wiring.This ... |
|
| | | | | ||
| | | | |
daveshacks.blogspot.com
Reverse engineering the armv1 chip feels a lot like completing a jig saw puzzle. I start with the more obvious "chunks", and then gradually ... |
|
| | | | | ||
| | | | |
domipheus.com
This is part of a series of posts detailing the steps and learning undertaken to design and implement a CPU in VHDL. Previous parts are available here, and I'd recommend they are read before continuing. Memory Operations We already have a small RAM which holds our instruction stream, but our TPU ISA defines memory read and write instructions, and we should get those instructions working. It's the last major functional implementation we need to complete. The fetch stage is simply a memory read with the PC... |
|
| | | |||
